2 * $Id: pci.h,v 1.87 1998/10/11 15:13:12 mj Exp $
4 * PCI defines and function prototypes
5 * Copyright 1994, Drew Eckhardt
6 * Copyright 1997--1999 Martin Mares <mj@ucw.cz>
8 * For more information, please consult the following manuals (look at
9 * http://www.pcisig.com/ for how to get them):
11 * PCI BIOS Specification
12 * PCI Local Bus Specification
13 * PCI to PCI Bridge Specification
14 * PCI System Design Guide
20 #include <linux/mod_devicetable.h>
23 * Under PCI, each device has 256 bytes of configuration address space,
24 * of which the first 64 bytes are standardized as follows:
26 #define PCI_VENDOR_ID 0x00 /* 16 bits */
27 #define PCI_DEVICE_ID 0x02 /* 16 bits */
28 #define PCI_COMMAND 0x04 /* 16 bits */
29 #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
30 #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
31 #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */
32 #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */
33 #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
34 #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
35 #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
36 #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
37 #define PCI_COMMAND_SERR 0x100 /* Enable SERR */
38 #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
39 #define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */
41 #define PCI_STATUS 0x06 /* 16 bits */
42 #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
43 #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */
44 #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */
45 #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */
46 #define PCI_STATUS_PARITY 0x100 /* Detected parity error */
47 #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */
48 #define PCI_STATUS_DEVSEL_FAST 0x000
49 #define PCI_STATUS_DEVSEL_MEDIUM 0x200
50 #define PCI_STATUS_DEVSEL_SLOW 0x400
51 #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */
52 #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */
53 #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */
54 #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */
55 #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */
57 #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8
59 #define PCI_REVISION_ID 0x08 /* Revision ID */
60 #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */
61 #define PCI_CLASS_DEVICE 0x0a /* Device class */
63 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */
64 #define PCI_LATENCY_TIMER 0x0d /* 8 bits */
65 #define PCI_HEADER_TYPE 0x0e /* 8 bits */
66 #define PCI_HEADER_TYPE_NORMAL 0
67 #define PCI_HEADER_TYPE_BRIDGE 1
68 #define PCI_HEADER_TYPE_CARDBUS 2
70 #define PCI_BIST 0x0f /* 8 bits */
71 #define PCI_BIST_CODE_MASK 0x0f /* Return result */
72 #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */
73 #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */
76 * Base addresses specify locations in memory or I/O space.
77 * Decoded size can be determined by writing a value of
78 * 0xffffffff to the register, and reading it back. Only
81 #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
82 #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
83 #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
84 #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
85 #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
86 #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
87 #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
88 #define PCI_BASE_ADDRESS_SPACE_IO 0x01
89 #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
90 #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
91 #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */
92 #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */
93 #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */
94 #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */
95 #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL)
96 #define PCI_BASE_ADDRESS_IO_MASK (~0x03UL)
97 /* bit 1 is reserved if address_space = 1 */
99 /* Header type 0 (normal devices) */
100 #define PCI_CARDBUS_CIS 0x28
101 #define PCI_SUBSYSTEM_VENDOR_ID 0x2c
102 #define PCI_SUBSYSTEM_ID 0x2e
103 #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
104 #define PCI_ROM_ADDRESS_ENABLE 0x01
105 #define PCI_ROM_ADDRESS_MASK (~0x7ffUL)
107 #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */
109 /* 0x35-0x3b are reserved */
110 #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
111 #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
112 #define PCI_MIN_GNT 0x3e /* 8 bits */
113 #define PCI_MAX_LAT 0x3f /* 8 bits */
115 /* Header type 1 (PCI-to-PCI bridges) */
116 #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */
117 #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */
118 #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */
119 #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */
120 #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */
121 #define PCI_IO_LIMIT 0x1d
122 #define PCI_IO_RANGE_TYPE_MASK 0x0fUL /* I/O bridging type */
123 #define PCI_IO_RANGE_TYPE_16 0x00
124 #define PCI_IO_RANGE_TYPE_32 0x01
125 #define PCI_IO_RANGE_MASK (~0x0fUL)
126 #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */
127 #define PCI_MEMORY_BASE 0x20 /* Memory range behind */
128 #define PCI_MEMORY_LIMIT 0x22
129 #define PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL
130 #define PCI_MEMORY_RANGE_MASK (~0x0fUL)
131 #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */
132 #define PCI_PREF_MEMORY_LIMIT 0x26
133 #define PCI_PREF_RANGE_TYPE_MASK 0x0fUL
134 #define PCI_PREF_RANGE_TYPE_32 0x00
135 #define PCI_PREF_RANGE_TYPE_64 0x01
136 #define PCI_PREF_RANGE_MASK (~0x0fUL)
137 #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */
138 #define PCI_PREF_LIMIT_UPPER32 0x2c
139 #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */
140 #define PCI_IO_LIMIT_UPPER16 0x32
141 /* 0x34 same as for htype 0 */
142 /* 0x35-0x3b is reserved */
143 #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */
144 /* 0x3c-0x3d are same as for htype 0 */
145 #define PCI_BRIDGE_CONTROL 0x3e
146 #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */
147 #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */
148 #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */
149 #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */
150 #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */
151 #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */
152 #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */
154 /* Header type 2 (CardBus bridges) */
155 #define PCI_CB_CAPABILITY_LIST 0x14
157 #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */
158 #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */
159 #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */
160 #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */
161 #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */
162 #define PCI_CB_MEMORY_BASE_0 0x1c
163 #define PCI_CB_MEMORY_LIMIT_0 0x20
164 #define PCI_CB_MEMORY_BASE_1 0x24
165 #define PCI_CB_MEMORY_LIMIT_1 0x28
166 #define PCI_CB_IO_BASE_0 0x2c
167 #define PCI_CB_IO_BASE_0_HI 0x2e
168 #define PCI_CB_IO_LIMIT_0 0x30
169 #define PCI_CB_IO_LIMIT_0_HI 0x32
170 #define PCI_CB_IO_BASE_1 0x34
171 #define PCI_CB_IO_BASE_1_HI 0x36
172 #define PCI_CB_IO_LIMIT_1 0x38
173 #define PCI_CB_IO_LIMIT_1_HI 0x3a
174 #define PCI_CB_IO_RANGE_MASK (~0x03UL)
175 /* 0x3c-0x3d are same as for htype 0 */
176 #define PCI_CB_BRIDGE_CONTROL 0x3e
177 #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */
178 #define PCI_CB_BRIDGE_CTL_SERR 0x02
179 #define PCI_CB_BRIDGE_CTL_ISA 0x04
180 #define PCI_CB_BRIDGE_CTL_VGA 0x08
181 #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
182 #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */
183 #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */
184 #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */
185 #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
186 #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
187 #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
188 #define PCI_CB_SUBSYSTEM_ID 0x42
189 #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */
190 /* 0x48-0x7f reserved */
192 /* Capability lists */
194 #define PCI_CAP_LIST_ID 0 /* Capability ID */
195 #define PCI_CAP_ID_PM 0x01 /* Power Management */
196 #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
197 #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
198 #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
199 #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
200 #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
201 #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */
202 #define PCI_CAP_ID_EXP 0x10 /* PCI Express */
203 #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
204 #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
205 #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
206 #define PCI_CAP_SIZEOF 4
208 /* Power Management Registers */
210 #define PCI_PM_PMC 2 /* PM Capabilities Register */
211 #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
212 #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
213 #define PCI_PM_CAP_RESERVED 0x0010 /* Reserved field */
214 #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
215 #define PCI_PM_CAP_AUX_POWER 0x01C0 /* Auxilliary power support mask */
216 #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
217 #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
218 #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */
219 #define PCI_PM_CAP_PME_MASK 0xF800 /* PME Mask of all supported states */
220 #define PCI_PM_CAP_PME_D0 0x0800 /* PME# from D0 */
221 #define PCI_PM_CAP_PME_D1 0x1000 /* PME# from D1 */
222 #define PCI_PM_CAP_PME_D2 0x2000 /* PME# from D2 */
223 #define PCI_PM_CAP_PME_D3 0x4000 /* PME# from D3 (hot) */
224 #define PCI_PM_CAP_PME_D3cold 0x8000 /* PME# from D3 (cold) */
225 #define PCI_PM_CTRL 4 /* PM control and status register */
226 #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
227 #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
228 #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
229 #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
230 #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
231 #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
232 #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
233 #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
234 #define PCI_PM_DATA_REGISTER 7 /* (??) */
235 #define PCI_PM_SIZEOF 8
239 #define PCI_AGP_VERSION 2 /* BCD version number */
240 #define PCI_AGP_RFU 3 /* Rest of capability flags */
241 #define PCI_AGP_STATUS 4 /* Status register */
242 #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */
243 #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */
244 #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */
245 #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */
246 #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */
247 #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */
248 #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */
249 #define PCI_AGP_COMMAND 8 /* Control register */
250 #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */
251 #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */
252 #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */
253 #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */
254 #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */
255 #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */
256 #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 2x rate */
257 #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 1x rate */
258 #define PCI_AGP_SIZEOF 12
260 /* Vital Product Data */
262 #define PCI_VPD_ADDR 2 /* Address to access (15 bits!) */
263 #define PCI_VPD_ADDR_MASK 0x7fff /* Address mask */
264 #define PCI_VPD_ADDR_F 0x8000 /* Write 0, 1 indicates completion */
265 #define PCI_VPD_DATA 4 /* 32-bits of data returned here */
267 /* Slot Identification */
269 #define PCI_SID_ESR 2 /* Expansion Slot Register */
270 #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */
271 #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
272 #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
274 /* Message Signalled Interrupts registers */
276 #define PCI_MSI_FLAGS 2 /* Various flags */
277 #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */
278 #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */
279 #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */
280 #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */
281 #define PCI_MSI_FLAGS_MASKBIT 0x100 /* 64-bit mask bits allowed */
282 #define PCI_MSI_RFU 3 /* Rest of capability flags */
283 #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */
284 #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */
285 #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */
286 #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */
287 #define PCI_MSI_MASK_BIT 16 /* Mask bits register */
289 /* CompactPCI Hotswap Register */
291 #define PCI_CHSWP_CSR 2 /* Control and Status Register */
292 #define PCI_CHSWP_DHA 0x01 /* Device Hiding Arm */
293 #define PCI_CHSWP_EIM 0x02 /* ENUM# Signal Mask */
294 #define PCI_CHSWP_PIE 0x04 /* Pending Insert or Extract */
295 #define PCI_CHSWP_LOO 0x08 /* LED On / Off */
296 #define PCI_CHSWP_PI 0x30 /* Programming Interface */
297 #define PCI_CHSWP_EXT 0x40 /* ENUM# status - extraction */
298 #define PCI_CHSWP_INS 0x80 /* ENUM# status - insertion */
300 /* PCI-X registers */
302 #define PCI_X_CMD 2 /* Modes & Features */
303 #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */
304 #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */
305 #define PCI_X_CMD_MAX_READ 0x000c /* Max Memory Read Byte Count */
306 #define PCI_X_CMD_MAX_SPLIT 0x0070 /* Max Outstanding Split Transactions */
307 #define PCI_X_DEVFN 4 /* A copy of devfn. */
308 #define PCI_X_BUSNR 5 /* Bus segment number */
309 #define PCI_X_STATUS 6 /* PCI-X capabilities */
310 #define PCI_X_STATUS_64BIT 0x0001 /* 64-bit device */
311 #define PCI_X_STATUS_133MHZ 0x0002 /* 133 MHz capable */
312 #define PCI_X_STATUS_SPL_DISC 0x0004 /* Split Completion Discarded */
313 #define PCI_X_STATUS_UNX_SPL 0x0008 /* Unexpected Split Completion */
314 #define PCI_X_STATUS_COMPLEX 0x0010 /* Device Complexity */
315 #define PCI_X_STATUS_MAX_READ 0x0060 /* Designed Maximum Memory Read Count */
316 #define PCI_X_STATUS_MAX_SPLIT 0x0380 /* Design Max Outstanding Split Trans */
317 #define PCI_X_STATUS_MAX_CUM 0x1c00 /* Designed Max Cumulative Read Size */
318 #define PCI_X_STATUS_SPL_ERR 0x2000 /* Rcvd Split Completion Error Msg */
320 /* Include the ID list */
322 #include <linux/pci_ids.h>
325 * The PCI interface treats multi-function devices as independent
326 * devices. The slot/function address of each device is encoded
327 * in a single byte as follows:
332 #define PCI_DEVFN(slot,func) ((((slot) & 0x1f) << 3) | ((func) & 0x07))
333 #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f)
334 #define PCI_FUNC(devfn) ((devfn) & 0x07)
336 /* Ioctls for /proc/bus/pci/X/Y nodes. */
337 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
338 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00) /* Get controller for PCI device. */
339 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01) /* Set mmap state to I/O space. */
340 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02) /* Set mmap state to MEM space. */
341 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03) /* Enable/disable write-combining. */
345 #include <linux/types.h>
346 #include <linux/config.h>
347 #include <linux/ioport.h>
348 #include <linux/list.h>
349 #include <linux/errno.h>
350 #include <linux/device.h>
352 /* File state for mmap()s on /proc/bus/pci/X/Y */
353 enum pci_mmap_state {
358 /* This defines the direction arg to the DMA mapping routines. */
359 #define PCI_DMA_BIDIRECTIONAL 0
360 #define PCI_DMA_TODEVICE 1
361 #define PCI_DMA_FROMDEVICE 2
362 #define PCI_DMA_NONE 3
364 #define DEVICE_COUNT_COMPATIBLE 4
365 #define DEVICE_COUNT_IRQ 2
366 #define DEVICE_COUNT_DMA 2
367 #define DEVICE_COUNT_RESOURCE 12
370 * The pci_dev structure is used to describe PCI devices.
373 struct list_head global_list; /* node in list of all PCI devices */
374 struct list_head bus_list; /* node in per-bus list */
375 struct pci_bus *bus; /* bus this device is on */
376 struct pci_bus *subordinate; /* bus this device bridges to */
378 void *sysdata; /* hook for sys-specific extension */
379 struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */
381 unsigned int devfn; /* encoded device & function index */
382 unsigned short vendor;
383 unsigned short device;
384 unsigned short subsystem_vendor;
385 unsigned short subsystem_device;
386 unsigned int class; /* 3 bytes: (base,sub,prog-if) */
387 u8 hdr_type; /* PCI header type (`multi' flag masked out) */
388 u8 rom_base_reg; /* which config register controls the ROM */
390 struct pci_driver *driver; /* which driver has allocated this device */
391 u64 dma_mask; /* Mask of the bits of bus address this
392 device implements. Normally this is
393 0xffffffff. You only need to change
394 this if your device has broken DMA
395 or supports 64-bit transfers. */
396 struct list_head pools; /* pci_pools tied to this device */
398 u64 consistent_dma_mask;/* Like dma_mask, but for
399 pci_alloc_consistent mappings as
400 not all hardware supports
401 64 bit addresses for consistent
402 allocations such descriptors. */
403 u32 current_state; /* Current operating state. In ACPI-speak,
404 this is D0-D3, D0 being fully functional,
407 struct device dev; /* Generic device interface */
409 /* device is compatible with these IDs */
410 unsigned short vendor_compatible[DEVICE_COUNT_COMPATIBLE];
411 unsigned short device_compatible[DEVICE_COUNT_COMPATIBLE];
414 * Instead of touching interrupt line and base address registers
415 * directly, use the values stored here. They might be different!
418 struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */
419 struct resource dma_resource[DEVICE_COUNT_DMA];
420 struct resource irq_resource[DEVICE_COUNT_IRQ];
422 char * slot_name; /* pointer to dev.bus_id */
424 /* These fields are used by common fixups */
425 unsigned int transparent:1; /* Transparent PCI bridge */
426 unsigned int multifunction:1;/* Part of multi-function device */
427 #ifdef CONFIG_PCI_NAMES
428 #define PCI_NAME_SIZE 50
429 #define PCI_NAME_HALF __stringify(20) /* less than half to handle slop */
430 char pretty_name[PCI_NAME_SIZE]; /* pretty name for users to see */
434 #define pci_dev_g(n) list_entry(n, struct pci_dev, global_list)
435 #define pci_dev_b(n) list_entry(n, struct pci_dev, bus_list)
436 #define to_pci_dev(n) container_of(n, struct pci_dev, dev)
439 * For PCI devices, the region numbers are assigned this way:
441 * 0-5 standard PCI regions
443 * 7-10 bridges: address space assigned to buses behind the bridge
446 #define PCI_ROM_RESOURCE 6
447 #define PCI_BRIDGE_RESOURCES 7
448 #define PCI_NUM_RESOURCES 11
450 #ifndef PCI_BUS_NUM_RESOURCES
451 #define PCI_BUS_NUM_RESOURCES 4
454 #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */
457 struct list_head node; /* node in list of buses */
458 struct pci_bus *parent; /* parent bus this bridge is on */
459 struct list_head children; /* list of child buses */
460 struct list_head devices; /* list of devices on this bus */
461 struct pci_dev *self; /* bridge device as seen by parent */
462 struct resource *resource[PCI_BUS_NUM_RESOURCES];
463 /* address space routed to this bus */
465 struct pci_ops *ops; /* configuration access functions */
466 void *sysdata; /* hook for sys-specific extension */
467 struct proc_dir_entry *procdir; /* directory entry in /proc/bus/pci */
469 unsigned char number; /* bus number */
470 unsigned char primary; /* number of primary bridge */
471 unsigned char secondary; /* number of secondary bridge */
472 unsigned char subordinate; /* max number of subordinate buses */
479 #define pci_bus_b(n) list_entry(n, struct pci_bus, node)
482 * Error values that may be returned by PCI functions.
484 #define PCIBIOS_SUCCESSFUL 0x00
485 #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81
486 #define PCIBIOS_BAD_VENDOR_ID 0x83
487 #define PCIBIOS_DEVICE_NOT_FOUND 0x86
488 #define PCIBIOS_BAD_REGISTER_NUMBER 0x87
489 #define PCIBIOS_SET_FAILED 0x88
490 #define PCIBIOS_BUFFER_TOO_SMALL 0x89
492 /* Low-level architecture-dependent routines */
495 int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val);
496 int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val);
500 int (*read)(int dom, int bus, int devfn, int reg, int len, u32 *val);
501 int (*write)(int dom, int bus, int devfn, int reg, int len, u32 val);
504 extern struct pci_raw_ops *raw_pci_ops;
506 struct pci_bus_region {
512 spinlock_t lock; /* protects list, index */
513 struct list_head list; /* for IDs added at runtime */
514 unsigned int use_driver_data:1; /* pci_driver->driver_data is used */
518 struct list_head node;
520 const struct pci_device_id *id_table; /* must be non-NULL for probe to be called */
521 int (*probe) (struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */
522 void (*remove) (struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */
523 int (*suspend) (struct pci_dev *dev, u32 state); /* Device suspended */
524 int (*resume) (struct pci_dev *dev); /* Device woken up */
525 int (*enable_wake) (struct pci_dev *dev, u32 state, int enable); /* Enable wake event */
527 struct device_driver driver;
528 struct pci_dynids dynids;
531 #define to_pci_driver(drv) container_of(drv,struct pci_driver, driver)
534 * PCI_DEVICE - macro used to describe a specific pci device
535 * @vend: the 16 bit PCI Vendor ID
536 * @dev: the 16 bit PCI Device ID
538 * This macro is used to create a struct pci_device_id that matches a
539 * specific device. The subvendor and subdevice fields will be set to
542 #define PCI_DEVICE(vend,dev) \
543 .vendor = (vend), .device = (dev), \
544 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
547 * PCI_DEVICE_CLASS - macro used to describe a specific pci device class
548 * @dev_class: the class, subclass, prog-if triple for this device
549 * @dev_class_mask: the class mask for this device
551 * This macro is used to create a struct pci_device_id that matches a
552 * specific PCI class. The vendor, device, subvendor, and subdevice
553 * fields will be set to PCI_ANY_ID.
555 #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \
556 .class = (dev_class), .class_mask = (dev_class_mask), \
557 .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
558 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
560 /* these external functions are only available when PCI support is enabled */
563 extern struct bus_type pci_bus_type;
565 /* Do NOT directly access these two variables, unless you are arch specific pci
566 * code, or pci core code. */
567 extern struct list_head pci_root_buses; /* list of all known PCI buses */
568 extern struct list_head pci_devices; /* list of all devices */
570 void pcibios_fixup_bus(struct pci_bus *);
571 int pcibios_enable_device(struct pci_dev *, int mask);
572 char *pcibios_setup (char *str);
574 /* Used only when drivers/pci/setup.c is used */
575 void pcibios_align_resource(void *, struct resource *,
576 unsigned long, unsigned long);
577 void pcibios_update_irq(struct pci_dev *, int irq);
579 /* Generic PCI functions used internally */
581 extern struct pci_bus *pci_find_bus(int domain, int busnr);
582 struct pci_bus *pci_scan_bus_parented(struct device *parent, int bus, struct pci_ops *ops, void *sysdata);
583 static inline struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, void *sysdata)
585 return pci_scan_bus_parented(NULL, bus, ops, sysdata);
587 int pci_scan_slot(struct pci_bus *bus, int devfn);
588 void pci_bus_add_devices(struct pci_bus *bus);
589 void pci_name_device(struct pci_dev *dev);
590 char *pci_class_name(u32 class);
591 void pci_read_bridge_bases(struct pci_bus *child);
592 struct resource *pci_find_parent_resource(const struct pci_dev *dev, struct resource *res);
593 int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge);
594 extern struct pci_dev *pci_dev_get(struct pci_dev *dev);
595 extern void pci_dev_put(struct pci_dev *dev);
597 extern void pci_remove_bus_device(struct pci_dev *dev);
599 /* Generic PCI functions exported to card drivers */
601 struct pci_dev *pci_find_device (unsigned int vendor, unsigned int device, const struct pci_dev *from);
602 struct pci_dev *pci_find_device_reverse (unsigned int vendor, unsigned int device, const struct pci_dev *from);
603 struct pci_dev *pci_find_subsys (unsigned int vendor, unsigned int device,
604 unsigned int ss_vendor, unsigned int ss_device,
605 const struct pci_dev *from);
606 struct pci_dev *pci_find_class (unsigned int class, const struct pci_dev *from);
607 struct pci_dev *pci_find_slot (unsigned int bus, unsigned int devfn);
608 int pci_find_capability (struct pci_dev *dev, int cap);
609 struct pci_bus * pci_find_next_bus(const struct pci_bus *from);
611 struct pci_dev *pci_get_device (unsigned int vendor, unsigned int device, struct pci_dev *from);
612 struct pci_dev *pci_get_subsys (unsigned int vendor, unsigned int device,
613 unsigned int ss_vendor, unsigned int ss_device,
614 struct pci_dev *from);
615 int pci_bus_read_config_byte (struct pci_bus *bus, unsigned int devfn, int where, u8 *val);
616 int pci_bus_read_config_word (struct pci_bus *bus, unsigned int devfn, int where, u16 *val);
617 int pci_bus_read_config_dword (struct pci_bus *bus, unsigned int devfn, int where, u32 *val);
618 int pci_bus_write_config_byte (struct pci_bus *bus, unsigned int devfn, int where, u8 val);
619 int pci_bus_write_config_word (struct pci_bus *bus, unsigned int devfn, int where, u16 val);
620 int pci_bus_write_config_dword (struct pci_bus *bus, unsigned int devfn, int where, u32 val);
622 static inline int pci_read_config_byte(struct pci_dev *dev, int where, u8 *val)
624 return pci_bus_read_config_byte (dev->bus, dev->devfn, where, val);
626 static inline int pci_read_config_word(struct pci_dev *dev, int where, u16 *val)
628 return pci_bus_read_config_word (dev->bus, dev->devfn, where, val);
630 static inline int pci_read_config_dword(struct pci_dev *dev, int where, u32 *val)
632 return pci_bus_read_config_dword (dev->bus, dev->devfn, where, val);
634 static inline int pci_write_config_byte(struct pci_dev *dev, int where, u8 val)
636 return pci_bus_write_config_byte (dev->bus, dev->devfn, where, val);
638 static inline int pci_write_config_word(struct pci_dev *dev, int where, u16 val)
640 return pci_bus_write_config_word (dev->bus, dev->devfn, where, val);
642 static inline int pci_write_config_dword(struct pci_dev *dev, int where, u32 val)
644 return pci_bus_write_config_dword (dev->bus, dev->devfn, where, val);
647 int pci_enable_device(struct pci_dev *dev);
648 int pci_enable_device_bars(struct pci_dev *dev, int mask);
649 void pci_disable_device(struct pci_dev *dev);
650 void pci_set_master(struct pci_dev *dev);
651 #define HAVE_PCI_SET_MWI
652 int pci_set_mwi(struct pci_dev *dev);
653 void pci_clear_mwi(struct pci_dev *dev);
654 int pci_set_dma_mask(struct pci_dev *dev, u64 mask);
655 int pci_dac_set_dma_mask(struct pci_dev *dev, u64 mask);
656 int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask);
657 int pci_assign_resource(struct pci_dev *dev, int i);
659 /* Power management related routines */
660 int pci_save_state(struct pci_dev *dev, u32 *buffer);
661 int pci_restore_state(struct pci_dev *dev, u32 *buffer);
662 int pci_set_power_state(struct pci_dev *dev, int state);
663 int pci_enable_wake(struct pci_dev *dev, u32 state, int enable);
665 /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */
666 void pci_bus_assign_resources(struct pci_bus *bus);
667 void pci_bus_size_bridges(struct pci_bus *bus);
668 int pci_claim_resource(struct pci_dev *, int);
669 void pci_assign_unassigned_resources(void);
670 void pdev_enable_device(struct pci_dev *);
671 void pdev_sort_resources(struct pci_dev *, struct resource_list *);
672 void pci_fixup_irqs(u8 (*)(struct pci_dev *, u8 *),
673 int (*)(struct pci_dev *, u8, u8));
674 #define HAVE_PCI_REQ_REGIONS 2
675 int pci_request_regions(struct pci_dev *, char *);
676 void pci_release_regions(struct pci_dev *);
677 int pci_request_region(struct pci_dev *, int, char *);
678 void pci_release_region(struct pci_dev *, int);
680 /* drivers/pci/bus.c */
681 void pci_enable_bridges(struct pci_bus *bus);
683 /* New-style probing supporting hot-pluggable devices */
684 int pci_register_driver(struct pci_driver *);
685 void pci_unregister_driver(struct pci_driver *);
686 void pci_remove_behind_bridge(struct pci_dev *);
687 struct pci_driver *pci_dev_driver(const struct pci_dev *);
688 const struct pci_device_id *pci_match_device(const struct pci_device_id *ids, const struct pci_dev *dev);
689 int pci_scan_bridge(struct pci_bus *bus, struct pci_dev * dev, int max, int pass);
691 /* kmem_cache style wrapper around pci_alloc_consistent() */
692 struct pci_pool *pci_pool_create (const char *name, struct pci_dev *dev,
693 size_t size, size_t align, size_t allocation);
694 void pci_pool_destroy (struct pci_pool *pool);
696 void *pci_pool_alloc (struct pci_pool *pool, int flags, dma_addr_t *handle);
697 void pci_pool_free (struct pci_pool *pool, void *vaddr, dma_addr_t addr);
699 #if defined(CONFIG_ISA) || defined(CONFIG_EISA)
700 extern struct pci_dev *isa_bridge;
703 #ifndef CONFIG_PCI_USE_VECTOR
704 static inline void pci_scan_msi_device(struct pci_dev *dev) {}
705 static inline int pci_enable_msi(struct pci_dev *dev) {return -1;}
706 static inline void msi_remove_pci_irq_vectors(struct pci_dev *dev) {}
708 extern void pci_scan_msi_device(struct pci_dev *dev);
709 extern int pci_enable_msi(struct pci_dev *dev);
710 extern void msi_remove_pci_irq_vectors(struct pci_dev *dev);
711 extern int msi_alloc_vectors(struct pci_dev* dev, int *vector, int nvec);
712 extern int msi_free_vectors(struct pci_dev* dev, int *vector, int nvec);
715 #endif /* CONFIG_PCI */
717 /* Include architecture-dependent settings and functions */
722 * If the system does not have PCI, clearly these return errors. Define
723 * these as simple inline functions to avoid hair in drivers.
727 #define _PCI_NOP(o,s,t) \
728 static inline int pci_##o##_config_##s (struct pci_dev *dev, int where, t val) \
729 { return PCIBIOS_FUNC_NOT_SUPPORTED; }
730 #define _PCI_NOP_ALL(o,x) _PCI_NOP(o,byte,u8 x) \
731 _PCI_NOP(o,word,u16 x) \
732 _PCI_NOP(o,dword,u32 x)
733 _PCI_NOP_ALL(read, *)
736 static inline struct pci_dev *pci_find_device(unsigned int vendor, unsigned int device, const struct pci_dev *from)
739 static inline struct pci_dev *pci_find_class(unsigned int class, const struct pci_dev *from)
742 static inline struct pci_dev *pci_find_slot(unsigned int bus, unsigned int devfn)
745 static inline struct pci_dev *pci_find_subsys(unsigned int vendor, unsigned int device,
746 unsigned int ss_vendor, unsigned int ss_device, const struct pci_dev *from)
749 static inline struct pci_dev *pci_get_device (unsigned int vendor, unsigned int device, struct pci_dev *from)
752 static inline struct pci_dev *pci_get_subsys (unsigned int vendor, unsigned int device,
753 unsigned int ss_vendor, unsigned int ss_device, struct pci_dev *from)
756 static inline void pci_set_master(struct pci_dev *dev) { }
757 static inline int pci_enable_device(struct pci_dev *dev) { return -EIO; }
758 static inline void pci_disable_device(struct pci_dev *dev) { }
759 static inline int pci_module_init(struct pci_driver *drv) { return -ENODEV; }
760 static inline int pci_set_dma_mask(struct pci_dev *dev, u64 mask) { return -EIO; }
761 static inline int pci_dac_set_dma_mask(struct pci_dev *dev, u64 mask) { return -EIO; }
762 static inline int pci_assign_resource(struct pci_dev *dev, int i) { return -EBUSY;}
763 static inline int pci_register_driver(struct pci_driver *drv) { return 0;}
764 static inline void pci_unregister_driver(struct pci_driver *drv) { }
765 static inline int pci_find_capability (struct pci_dev *dev, int cap) {return 0; }
766 static inline const struct pci_device_id *pci_match_device(const struct pci_device_id *ids, const struct pci_dev *dev) { return NULL; }
768 /* Power management related routines */
769 static inline int pci_save_state(struct pci_dev *dev, u32 *buffer) { return 0; }
770 static inline int pci_restore_state(struct pci_dev *dev, u32 *buffer) { return 0; }
771 static inline int pci_set_power_state(struct pci_dev *dev, int state) { return 0; }
772 static inline int pci_enable_wake(struct pci_dev *dev, u32 state, int enable) { return 0; }
774 #define isa_bridge ((struct pci_dev *)NULL)
779 * a helper function which helps ensure correct pci_driver
780 * setup and cleanup for commonly-encountered hotplug/modular cases
782 * This MUST stay in a header, as it checks for -DMODULE
784 static inline int pci_module_init(struct pci_driver *drv)
786 int rc = pci_register_driver (drv);
791 /* iff CONFIG_HOTPLUG and built into kernel, we should
792 * leave the driver around for future hotplug events.
793 * For the module case, a hotplug daemon of some sort
794 * should load a module in response to an insert event. */
795 #if defined(CONFIG_HOTPLUG) && !defined(MODULE)
803 /* if we get here, we need to clean up pci driver instance
804 * and return some sort of error */
805 pci_unregister_driver (drv);
811 * PCI domain support. Sometimes called PCI segment (eg by ACPI),
812 * a PCI domain is defined to be a set of PCI busses which share
813 * configuration space.
815 #ifndef CONFIG_PCI_DOMAINS
816 static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
817 static inline int pci_name_bus(char *name, struct pci_bus *bus)
819 sprintf(name, "%02x", bus->number);
824 #endif /* !CONFIG_PCI */
826 /* these helpers provide future and backwards compatibility
827 * for accessing popular PCI BAR info */
828 #define pci_resource_start(dev,bar) ((dev)->resource[(bar)].start)
829 #define pci_resource_end(dev,bar) ((dev)->resource[(bar)].end)
830 #define pci_resource_flags(dev,bar) ((dev)->resource[(bar)].flags)
831 #define pci_resource_len(dev,bar) \
832 ((pci_resource_start((dev),(bar)) == 0 && \
833 pci_resource_end((dev),(bar)) == \
834 pci_resource_start((dev),(bar))) ? 0 : \
836 (pci_resource_end((dev),(bar)) - \
837 pci_resource_start((dev),(bar)) + 1))
839 /* Similar to the helpers above, these manipulate per-pci_dev
840 * driver-specific data. They are really just a wrapper around
841 * the generic device structure functions of these calls.
843 static inline void *pci_get_drvdata (struct pci_dev *pdev)
845 return dev_get_drvdata(&pdev->dev);
848 static inline void pci_set_drvdata (struct pci_dev *pdev, void *data)
850 dev_set_drvdata(&pdev->dev, data);
853 /* If you want to know what to call your pci_dev, ask this function.
854 * Again, it's a wrapper around the generic device.
856 static inline char *pci_name(struct pci_dev *pdev)
858 return pdev->dev.bus_id;
861 /* Some archs want to see the pretty pci name, so use this macro */
862 #ifdef CONFIG_PCI_NAMES
863 #define pci_pretty_name(dev) ((dev)->pretty_name)
865 #define pci_pretty_name(dev) ""
869 * The world is not perfect and supplies us with broken PCI devices.
870 * For at least a part of these bugs we need a work-around, so both
871 * generic (drivers/pci/quirks.c) and per-architecture code can define
872 * fixup hooks to be called for particular buggy devices.
877 u16 vendor, device; /* You can use PCI_ANY_ID here of course */
878 void (*hook)(struct pci_dev *dev);
881 extern struct pci_fixup pcibios_fixups[];
883 #define PCI_FIXUP_HEADER 1 /* Called immediately after reading configuration header */
884 #define PCI_FIXUP_FINAL 2 /* Final phase of device fixups */
886 void pci_fixup_device(int pass, struct pci_dev *dev);
888 extern int pci_pci_problems;
889 #define PCIPCI_FAIL 1
890 #define PCIPCI_TRITON 2
891 #define PCIPCI_NATOMA 4
892 #define PCIPCI_VIAETBF 8
893 #define PCIPCI_VSFX 16
894 #define PCIPCI_ALIMAGIK 32
896 #endif /* __KERNEL__ */
897 #endif /* LINUX_PCI_H */